

Appln No. 09/651,425

Amdt date July 9, 2003

Reply to Office action of April 10, 2003

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Sub 1  
1. (Currently Amended) A method of creating run time executable code, comprising:

partitioning a processing element array into a plurality of hardware accelerators;

decomposing a program ~~description~~ source code into a plurality of kernel sections for execution on said plurality of hardware accelerators;

mapping said kernel sections into a plurality of hardware dependent designs; and

forming a matrix describing said hardware accelerators and said designs configured to support run time execution of the plurality of kernel sections

2. (Original) The method of claim 1, wherein said partitioning includes partitioning into digital signal processors.

3. (Original) The method of claim 1, wherein said partitioning includes partitioning into bins.

4. (Original) The method of claim 1, wherein said mapping includes mapping into multiple hardware

Appln No. 09/651,425

Amdt date July 9, 2003

Reply to Office action of April 10, 2003

Sub  
AI  
5. (Original) The method of claim 4, wherein said mapping into multiple hardware contexts includes mapping a first set of variants.

6. (Original) The method of claim 5, wherein said first set of variants are produced based upon resource usage.

7. (Original) The method of claim 5, wherein said mapping includes mapping a second set of variants of said designs configured to support multiple hardware configurations of one of a plurality of bins.

8. (Original) The method of claim 1, wherein said mapping is performed by a place and route.

AI  
9. (Original) The method of claim 1, wherein said decomposing is performed manually.

10. (Original) The method of claim 1, wherein said decomposing is performed by a software profiler.

11. (Original) The method of claim 10, wherein said decomposing includes executing code compiled from said program description and monitoring timing of said executing.

12. (Original) The method of claim 11, wherein said executing utilizes a set of test data.

Appln No. 09/651,425

Amdt date July 9, 2003

Reply to Office action of April 10, 2003

13. (Original) The method of claim 11, wherein said monitoring includes determining functions that consume a significant portion of said timing of said executing.

14. (Original) The method of claim 10, wherein said decomposing includes identifying kernel sections by identifying regular structures.

15. (Original) The method of claim 10, wherein said decomposing includes identifying kernel sections by identifying sections with a limited number of inputs and outputs.

16. (Original) The method of claim 10, wherein said decomposing includes identifying kernel sections by identifying sections with a limited number of branches.

17. (Original) The method of claim 10, wherein decomposing identifies overhead sections.

18. (Original) The method of claim 1, wherein mapping includes creating microcode.

19. (Original) The method of claim 1, wherein said mapping includes creating context dependent configurations.

20. (Original) The method of claim 1, wherein said matrix is sparsely-populated.

Appln No. 09/651,425

Amdt date July 9, 2003

Reply to Office action of April 10, 2003

Sub  
CI } 21. (Original) The method of claim 1, wherein said matrix is fully-populated

22. (Currently Amended) A system for creating run time executable code, comprising:

a plurality of hardware accelerators partitioned from a processing element array;

a plurality of kernel sections created from a program description source code for execution on said plurality of hardware accelerators;

a plurality of hardware dependent designs derived from said kernel sections; and

AT a matrix describing said hardware accelerators and said designs configured to support run time execution.

23. (Original) The system of claim 22, wherein said hardware accelerators includes digital signal processors.

24. (Original) The system of claim 22, wherein said hardware accelerators includes bins.

25. (Original) The system of claim 24, wherein said bins support multiple hardware contexts.

26. (Original) The system of claim 25, wherein said bins support a first set of variants configured to support said multiple hardware contexts.

Appln No. 09/651,425

Amdt date July 9, 2003

Reply to Office action of April 10, 2003

*Sub  
Cl* 27. (Original) The system of claim 26, wherein said first set of variants are produced based upon resource usage.

28. (Original) The system of claim 27, wherein a second set of variants of said designs are configured to support multiple hardware configurations of one of said plurality of bins.

29. (Original) The system of claim 22, wherein said mapping is performed by a place and route.

*Act* 30. (Original) The system of claim 22, wherein said decomposing is performed manually.

31. (Original) The system of claim 22, wherein said decomposing is performed by a software profiler.

32. (Original) The system of claim 31, wherein said software profiler executes code compiled from said program description, and monitors time consumed.

33. (Original) The system of claim 32, wherein said software profiler includes a set of test data.

34. (Original) The system of claim 32, wherein said software profiler determines functions that consume a significant portion of said time consumed.

Appln No. 09/651,425

Amdt date July 9, 2003

Reply to Office action of April 10, 2003

*Sub  
Sci* 35. (Original) The system of claim 31, wherein said software profiler is configured to identify kernel sections by identifying regular structures.

36. (Original) The system of claim 31, wherein said software profiler is configured to identify kernel sections by identifying sections with a limited number of inputs and outputs.

37. (Original) The system of claim 31, wherein said software profiler is configured to identify kernel sections by identifying sections with a limited number of branches.

*Q1* 38. (Original) The system of claim 31, wherein said profiler identifies overhead sections.

39. (Original) The system of claim 22, wherein said designs include microcode.

40. (Original) The system of claim 39, wherein said microcode includes context dependent configurations.

41. (Original) The system of claim 22, wherein said matrix is sparsely-populated.

42. (Original) The system of claim 22, wherein said matrix is fully-populated.

Appln No. 09/651,425

Amdt date July 9, 2003

Reply to Office action of April 10, 2003

Sub  
cr  
43. (Currently Amended) A machine-readable medium having stored thereon instructions for processing elements, which when executed by said processing elements perform the following:

partitioning a processing element array into a plurality of hardware accelerators;

decomposing a program ~~description~~ source code into a plurality of kernel sections for execution on said plurality of hardware accelerators;

mapping said kernel sections into a plurality of hardware dependent designs; and

forming a matrix describing said hardware accelerators and said designs configured to support run time execution.

44. (Currently Amended) A system configured to create run time executable code, comprising:

means for partitioning a processing element array into a plurality of hardware accelerators;

means for decomposing a program ~~description~~ source code into a plurality of kernel sections for execution on said plurality of hardware accelerators;

means for mapping said kernel sections into a plurality of hardware dependent designs; and

means for forming a matrix describing said hardware accelerators and said designs configured to support run time execution.